这是几种接口的标准电平
发布网友
发布时间：2022-04-27 03:43
共1个回答
热心网友
时间：2022-06-25 16:27
。LVTTLThe LVTTL standard is a single-ended, general-purpose standard for 3.3-V applications. The maximum recommended input voltage for Mercury devices is 4.1 V, which exceeds the 3.9-V requirement of this specification. This standard requires the output buffer to drive to 2.4 V (minimum V OH = 2.4 V) but does not require the use of input reference voltages or termination. The LVTTL interface is defined by JEDEC Standard JESD 8-A, Interface Standard for Nominal 3.0 V/3.3 V Supply Digital Integrated Circuits.LVCMOSLVCMOS is a single-ended general-purpose standard used for 3.3-V applications. The input buffer requirements are the same as the LVTTL requirements, and the output buffer is required to drive to the rail (minimum V OH = V CCIO – 0.2 V). This standard requires a 3.3-V I/O supply voltage (V CCIO ), but not the use of input reference voltages or termination. The LVCMOS standard is defined in JEDEC Standard JESD 8-A, Interface Standard for Nominal 3.0 V/3.3 V Supply Digital Integrated Circuits.2.5 VThe 2.5-V standard is similar to LVCMOS but is used for 2.5-V power supply levels. Mercury devices meet the normal range of this specification. This standard requires a 2.5-V V CCIO , but not the use of input reference voltages or termination. The 2.5-V I/O standard is documented by JEDEC Standard JESD 8-5, 2.5 V ±0.2 V (Normal Range) and 1.7 V to 2.7 V (Wide Range) Power Supply Voltage and Interface Standard for Nonterminated Digital Integrated Circuit.1.8 VThe 1.8-V I/O standard is similar to LVCMOS but is used for 1.8-V power supply levels and reced input and output thresholds. Mercury devices meet the normal range of this specification. This standard requires a 1.8-V V CCIO , but not the use of input reference voltages or termination. The 1.8-V I/O standard is documented by JEDEC Standard JESD 8-7, 1.8 V ±0.15 V (Normal Range) and 1.2 V to 1.95 V (Wide Range) Power Supply Voltage and Interface Standard for Nonterminated Digital Integrated Circuit.3.3-V PCIMercury devices are compliant with PCI Local Bus Specification, Revision 2.2 for 3.3-V operation. At 3.3 V, the PCI standard supports up to -bit bus width operation at 33 or 66 MHz. This standard uses LVTTL-type input and output buffers and requires a 3.3-V V CCIO , but not the use of input reference voltages or termination.PCI-XAn enhanced version of the PCI specification that can support higher average bandwidth, PCI-X has more stringent requirements than PCI. PCI-X provides backward compatibility by allowing devices to operate at conventional PCI frequencies (33 MHz and 66 MHz).LVDSThe LVDS I/O standard is used for very high-performance, low-power- consumption data transfer. Two key instry standards define LVDS: IEEE 1596.3 SCI-LVDS and ANSI/TIA/EIA-4. Both standards have similar key features, but the IEEE standard supports a maximum data transfer of 250 megabits per second (Mbps). Mercury devices are designed to meet the ANSI/TIA/EIA-4 requirements at up to 840 Mbps using source syncronous mode, and up to 1.25 Gbps in CDR mode. The LVDS standard requires a 3.3-V V CCIO and a 100-?termination resistor between the two traces at the input buffer. No input reference voltage is required.LVPECLThe LVPECL standard is used in video graphic, telecommunications, and data communication designs. It is also used for clock distribution.LVPECL is a differential I/O standard that is similar to LVDS, but with a different common mode and differential voltage. The LVPECL standard requires a 3.3-V V CCIO and a 100-?termination resistor between the two traces at the input buffer. No input reference voltage is required.PCMLPCML is a differential standard used for high-speed interfacing. PCML requires a 3.3-V V CCIO and a 100-?termination resistor between the two traces at the input buffer. In addition, each input trace requires a 50-?resistor to V TT , and each output trace requires a 100-?resistor to V TT . No input reference voltage is required.GTL+The GTL+ standard is a high-speed bus standard first used by Intel Corporation for interfacing with the Pentium Pro processor. GTL+ is a voltage-referenced standard requiring a 1.0-V input V REF and a 1.5-V V TT . Because GTL+ is an open-drain standard, it does not require a particular V CCIO supply voltage. GTL+ is often used for processor interfacing or communication across a backplane.HSTL Class I, II, III & IVThe HSTL standard is a 1.5-V output buffer supply voltage-based interface standard for digital integrated circuits. HSTL is a voltage-referenced standard requiring a 0.75-V V REF , a 1.5-V V CCIO , and a 0.75-V V TT . HSTL class III and IV require a 0.9-V V REF , a 1.5-V V CCIO , and a 1.5-V V TT .The HSTL standard is specified by JEDEC Standard JESD 8-6, High-Speed Transceiver Logic (HSTL).SSTL-2 Class I & IIThe SSTL-2 standard is a voltage-referenced standard requiring a 1.125-V V REF , a 2.5-V V CCIO , and a 1.125-V V TT . SSTL-2 is used for high-speed SDRAM interfaces. The SSTL-2 I/O standard is specified by JEDEC Standard JESD 8-9, Stub-Series Terminated Logic for 2.5 Volts (SSTL-2).SSTL-3 Class I & IIThe SSTL-3 standard is a voltage-referenced standard requiring a 1.5-V V REF , a 3.3-V V CCIO , and a 1.5-V V TT . SSTL-3 is used for high-speed SDRAM interfaces. The SSTL-3 I/O standard is specified by JEDEC Standard JESD 8-8, Stub-Series Terminated Logic for 3.3 Volts (SSTL-3).AGPMercury devices support the AGP interface in both ?and ?modes. AGP ?is a voltage-referenced standard requiring a 1.32-V V REF , and a 3.3-V V CCIO . This I/O standard does not require termination. The AGP standard is specified by the Advanced Graphics Port Interface Specification Revision 2.0 introced by Intel Corporation for graphics applications.CTTCTT is a voltage-referenced standard requiring a 1.5-V V REF , a 3.3-V V CCIO , and a 1.5-V V TT . CTT drivers, when not terminated, are compatible with the AC and DC specifications for LVCMOS and LVTTL. The CTT standard is specified by JEDEC Standard JESD 8-4, Center-Tap-Terminated (CTT) Low-Level, High-Speed Interface Standard for DigitalIntegrated Circuits.++++++I/O电平标准：1 单端标准 LVTTL LVCMOS静态功耗低，不适用于高速（>150MHz）电路中，以地作为参考。2 差分标准 LVDS LVPECL CML LVDS满常用的。3 伪差分标准 SSTL HSTL
